

# WCFS1016V1C

#### Features

- 3.3V operation (3.0V-3.6V)
- High speed
  - —t<sub>AA</sub> = 12 ns
- CMOS for optimum speed/power
- Automatic power-down when deselected
- Independent control of upper and lower bits
- Available in 400-mil SOJ

#### **Functional Description**

The WCFS1016V1C is a high-performance CMOS static RAM organized as 65,536 words by 16 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected.

<u>Writing</u> to the device is accomplished by taking Chip Enable  $(\overline{\underline{CE}})$  and Write Enable  $(\overline{WE})$  inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>1</sub> through I/O<sub>8</sub>), is written into the location specified on the address pins (A<sub>0</sub>)


# 64K x 16 Static RAM

through  $A_{15}$ ). If Byte High Enable ( $\overline{BHE}$ ) is LOW, then data from I/O pins (I/O<sub>9</sub> through I/O<sub>16</sub>) is written into the location specified on the address pins ( $A_0$  through  $A_{15}$ ).

Reading from the device is accomplished by taking Chip Enable ( $\overline{CE}$ ) and Output Enable ( $\overline{OE}$ ) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O<sub>1</sub> to I/O<sub>8</sub>. If Byte High Enable ( $\overline{BHE}$ ) is LOW, then data from memory will appear on I/O<sub>9</sub> to I/O<sub>16</sub>. See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins (I/O<sub>1</sub> through I/O<sub>16</sub>) are placed in a high-impedance state when the device is deselected ( $\overrightarrow{CE}$  HIGH), the outputs are disabled ( $\overrightarrow{OE}$  HIGH), the BHE and BLE are disabled ( $\overrightarrow{BHE}$ , BLE HIGH), or during a write operation ( $\overrightarrow{CE}$  LOW, and  $\overrightarrow{WE}$  LOW).

The WCFS1016V1C is available in 400-mil-wide SOJ packages.



#### **Selection Guide**

	WCFS1016V1C-12
Maximum Access Time (ns)	12
Maximum Operating Current (mA)	150
Maximum CMOS Standby Current (mA)	5



## **Maximum Ratings**

(Above which the useful life may be impaired. For user guide-lines, not tested.)
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage on $V_{CC}$ to Relative GND <sup>[1]</sup> –0.5V to +4.6V
DC Voltage Applied to Outputs in High Z State <sup>[1]</sup> 0.5V to $V_{CC}$ +0.5V DC Input Voltage <sup>[1]</sup> 0.5V to $V_{CC}$ +0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	.>200 mA

#### **Operating Range**

Range	Ambient Temperature <sup>[2]</sup>	V <sub>CC</sub>
Commercial	0°C to +70°C	$3.3V \pm 10\%$

### Electrical Characteristics Over the Operating Range

		Test Conditions	WCFS10	16V1C 12ns		
Parameter	Description		Min.	Max.	Unit	
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min.,$ $I_{OH} = -4.0 \text{ mA}$	2.4		V	
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4	V	
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub> + 0.3V	V	
V <sub>IL</sub>	Input LOW Voltage <sup>[1]</sup>		-0.3	0.8	V	
I <sub>IX</sub>	Input Load Current	$GND \le V_I \le V_{CC}$	-1	+1	μA	
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_I \le V_{CC},$ Output Disabled	-1	+1	μA	
ICC	V <sub>CC</sub> Operating Supply Current	$V_{CC} = Max.,$ $I_{OUT} = 0 mA,$ $f = f_{MAX} = 1/t_{RC}$		150	mA	
I <sub>SB1</sub>	Automatic CE Power-Down Current —TTL Inputs	$\label{eq:max_constraint} \begin{array}{ c c } \hline \underline{Max}. \ V_{CC}, \\ \hline CE \geq V_{IH} \\ V_{IN} \geq V_{IH} \ or \\ V_{IN} \leq V_{IL}, \ f = f_{MAX} \end{array}$		40	mA	
I <sub>SB2</sub>	Automatic CE Power-Down Current —CMOS Inputs	$\begin{array}{l} \displaystyle \frac{Max. \ V_{CC},}{CE \geq V_{CC} - 0.3V,} \\ V_{IN} \geq V_{CC} - 0.3V, \\ or \ V_{IN} \leq 0.3V, \\ f = 0 \end{array}$		5	mA	

# Capacitance<sup>[3]</sup>


Parameter	Parameter Description Test Conditions		Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 MHz$	6	pF
C <sub>OUT</sub>	Output Capacitance		8	pF

Note:

V<sub>IL</sub> (min.) = -2.0V for pulse durations of less than 20 ns.
 T<sub>A</sub> is the "instant on" case temperature.
 Tested initially and after any design or process changes that may affect these parameters.



### AC Test Loads and Waveforms





### Switching Characteristics<sup>[4]</sup> Over the Operating Range

		WCFS101	6V1C 12ns	
Parameter	Description	Min.	Max.	Unit
READ CYCLE			•	•
t <sub>RC</sub>	Read Cycle Time	12		ns
t <sub>AA</sub>	Address to Data Valid		12	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		12	ns
t <sub>DOE</sub>	OE LOW to Data Valid		6	ns
t <sub>LZOE</sub>	OE LOW to Low Z	0		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[5, 6]</sup>		6	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[6]</sup>	3		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[5, 6]</sup>		6	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		12	ns
t <sub>DBE</sub>	Byte Enable to Data Valid		6	ns
t <sub>LZBE</sub>	Byte Enable to Low Z	0		ns
t <sub>HZBE</sub>	Byte Disable to High Z		6	ns
WRITE CYCLE <sup>[7]</sup>			•	•
t <sub>WC</sub>	Write Cycle Time	12		ns
t <sub>SCE</sub>	CE LOW to Write End	9		ns
t <sub>AW</sub>	Address Set-Up to Write End	8		ns
t <sub>HA</sub>	Address Hold from Write End	0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		ns
t <sub>PWE</sub>	WE Pulse Width	8		ns
t <sub>SD</sub>	Data Set-Up to Write End	6		ns
t <sub>HD</sub>	Data Hold from Write End	0		ns
t <sub>LZWE</sub>	[6]			ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[5, 6]</sup>		6	ns
t <sub>BW</sub>	Byte Enable to End of Write	8		ns

#### Data Retention Characteristics Over the Operating Range


Parameter	Description	Conditions <sup>[8]</sup>	Min.	Max.	Unit
V <sub>DR</sub>	$V_{CC}$ for Data Retention		2.0		V
t <sub>CDR</sub> <sup>[9]</sup>	Chip Deselect to Data Retention Time		0		ns
t <sub>R</sub> <sup>[10]</sup>	Operation Recovery Time	$\begin{array}{l} \text{CE} \geq \text{V}_{\text{CC}} - 0.3\text{V}, \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3\text{V} \text{ or } \text{V}_{\text{IN}} \leq 0.3\text{V} \end{array}$	t <sub>RC</sub>		ns

Notes:


**Notes:** 4. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{OL}I_{OH}$  and 30-pF load capacitance. 5.  $I_{HZOE}$ ,  $I_{HZEE}$ ,  $I_{HZEE}$ ,  $I_{HZCE}$ , and  $I_{HZWE}$  are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage. 6. At any given temperature and voltage condition,  $I_{HZCE}$  is less than  $I_{LZOE}$ ,  $I_{HZOE}$  is less than  $I_{LZOE}$ , and  $I_{LZWE}$  for any given device. 7. The internal write time of the memory is defined by the overlap of CE LOW, WE LOW and BHE / BLE LOW. CE, WE and BHE / BLE must be LOW to initiate a write, and the transition of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write. 8. No input may exceed  $V_{CC} + 0.5V$ . 9. Tested initially and after any design or process changes that may affect these parameters. 10.  $t_r \le 3$  ns for the -12 and -15 speeds.  $t_r \le 5$  ns for the -20 and slower speeds.




#### **Data Retention Waveform**



## **Switching Waveforms**



# Read Cycle No. 2 (OE Controlled)<sup>[12, 13]</sup>




#### Notes:

- 11. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{BHE}$  and/or  $\overline{BHE} = V_{IL}$ .
- WE is HIGH for read cycle.
  Address valid prior to or coincident with CE transition LOW.




### Switching Waveforms (continued)

# Write Cycle No. 1 ( $\overline{CE}$ Controlled)<sup>[14, 15]</sup>



Write Cycle No. 2 (BLE or BHE Controlled)




#### Notes:

Data I/O is high impedance if OE or BHE and/or BLE= V<sub>IH</sub>.
 If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.



# Switching Waveforms (continued)



# Truth Table

CE	OE	WE	BLE	BHE	I/O <sub>1</sub> –I/O <sub>8</sub>	I/O <sub>9</sub> -I/O <sub>16</sub>	Mode	Power
Н	Х	Х	Х	Х	High Z	High Z	Power-Down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data Out	Data Out	Read - All bits	Active (I <sub>CC</sub> )
			L	Н	Data Out	High Z	Read - Lower bits only	Active (I <sub>CC</sub> )
			Н	L	High Z	Data Out	Read - Upper bits only	Active (I <sub>CC</sub> )
L	Х	L	L	L	Data In	Data In	Write - All bits	Active (I <sub>CC</sub> )
			L	Н	Data In	High Z	Write - Lower bits only	Active (I <sub>CC</sub> )
			Н	L	High Z	Data In	Write - Upper bits only	Active (I <sub>CC</sub> )
L	Н	Н	Х	Х	High Z	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )
L	Х	Х	Н	Н	High Z	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )




# **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
12	WCFS1016V1C-JC12	J	44-Lead (400-Mil) Molded SOJ	Commercial

## Package Diagrams







Document Title: WCFS1016V1C 64K x 16 Static RAM				
REV.	Issue Date	Orig. of Change	Description of Change	
**	4/19/02	XFL	NEW DATASHEET	